Introduction
InP-based InAlAs/InGaAs high-electron mobility transistors have a good DC and RF characteristics, owing to their higher electron mobilities, saturation velocities, and sheet electron densities [1] . Many groups reported superior RF characteristics of HEMTs by reducing gate length [2] - [3] . But, reducing gate length needs high resolution E-Beam lithography system. Also narrow gate pattern smaller than 50nm has gate metal filling issue due to high aspect ratio. To solve this problem, we developed gate length reducing process. Through this process, initial gate length of 130nm was reduced to sub-30nm. This process enables to achieve narrow pattern beyond limit of E-Beam lithography and also solve metal filling problem.
Epitaxial Structure and Process
The epitaxial structure of the studied devices was In 0.7 GaAs/In 0.52 AlAs Pseudomorphic HEMT grown by molecular beam epitaxy (MBE) on a InP substrate, yielding a mobility of 10,800 cm 2 /V-s and a sheet carrier density of 3.31x10 12 /cm 2 at 300K. The epitaxial structure is shown in Fig. 1 . Devices were isolated with mesa process using phosphoric etchant. The ohmic electrodes were patterned by photolithography, during which the alignment marks for the subsequent electron-beam lithography were also defined. Ni/Ge/Au ohmic contacts were deposited and alloyed by rapid thermal annealing at 320℃ for 30 s. We adopted a multicap structure with a high doping concentration of 2x10 19 cm -3 and a total thickness of 720 Å [4] , in which it brought down ohmic resistances compared to single cap structure. Ohmic contact resistance and sheet resistance were 0.015 Ω mm and 25 Ω /□ , respectively. 
Gate length reducing process
The initial gate stem of 0.13-um length was defined by electron beam lithography (30 keV EBMF 10.5) using ZEP (manufactured by Nippon Zeon Co.) mono-layer. After the definition of gate stem, the proposed gate length reducing process was applied to initial gate pattern. The detailed process sequences are shown in Fig. 2 .
The 1 st Si 3 N 4 layer below ZEP mono-layer is dry etched using reactive ion etch (RIE) in SF 6 /Ar gas ( Fig. 2 (b) ). Owing to RIE reaction between ZEP and Si 3 N 4 , the Si 3 N 4 layer is etched away forming positive slope. Over 50 percent of total gate length reduction is realized in this process. The 2 nd reactive ion etch is performed on exposed 2 nd SiO 2 layer in CF 4 /H 2 gas (Fig. 2 (c) ). Because of polymer deposition at the corner of etched surfaces, etch rate of center is faster than it in the corner. For this reason, previous sloped profile of 1 st Si 3 N 4 layer is transferred to 2 nd SiO 2 layer regardless of etching selectivity between Si 3 N 4 and SiO 2 . The final gate length is almost defined by this process. The 3 rd residual Si 3 N 4 layer is etched in CF 4 /O 2 gas (Fig. 2 (d) ). The minimum power of RIE was used to minimize damage on the semiconductor during dry etching in CF 4 gas. After etching tri-dielectric layer, gate head was patterned using UV-5 by electron beam lithography. The completed gate pattern is shown in Fig. 3 . It shows that gate stem is 130nm and length of reduced dielectric opening is as small as 23nm. The more the gate length is reduced, the harder the cap layer is recessed through the dielectric opening. To solve this problem, ultrasonically assisted recess method was applied to this study. This method was introduced in previous work [5] . The gate recess was formed by the citric acid solution with ultrasonic assist of 5 sec. and without ultrasonic assist for the rest of the time. The recess with ultrasonic assist was conducted under conditions of 35 KHz and 3.5 W in ultrasonic bath. To reduce the gate to channel distance and effective gate length and also to raise the schottky barrier height on gate, InP etch stopper under the cap layer was etched in Ar gas before gate metal evaporation. Finally, the Pt/Ti/Au gate metal was evaporated and lifted off. 
Results
The fabricated sub-30nm PHEMTs using gate length reducing process were measured on wafer for DC and RF performance. Device showed the DC characteristics of V th = -0.6V, G m.max = 1.35 S/mm. These characteristics are shown in Fig. 4 . Fig. 5 shows microwave characteristics. Unit current gain frequency f T of 450GHz (V ds =0.8V, V gs =0.2V) were extrapolated from the H 21 .
Conclusion
In this paper, gate length reducing process was introduced to improve RF characteristics. Using this process, the gate length was reduced from 130nm to sub-30nm. In addition, owing to lowering aspect ratio of gate stem from 150 nm: 25 nm to 150 nm: 130 nm, metal filling problem was reduced in great degree. The fabricated devices have good DC and RF performances, a transconductance of 1.35 S/mm characteristics, a maximum saturated current of 800 mA/mm and a cut off frequency f T of 450 GHz. (V gs =0.2V, V ds =0.8V) was extrapolated from H 21 which was measured using HP8510C network analyzer.
